

United States Patent and Trademark Office



APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/683,944 10/10/2003		Steven P. Young	X-1392-1P US	2771	
24309 75	590 09/20/2005		EXAMINER		
XILINX, INC			CHO, JAMES HYONCHOL		
	L DEPARTMENT				
2100 LOGIC D	OR .	ART UNIT	PAPER NUMBER		
SAN JOSE, CA	A 95124	2819			

DATE MAILED: 09/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		A	pplication No.	Applicant(s)			
			0/683,944	YOUNG, STE	YOUNG, STEVEN P.		
Office Action Summary		E	xaminer	Art Unit			
		Ja	ames Cho	2819			
Period fo	The MAILING DATE of this community or Reply	nication appear	s on the cover sheet	with the correspondence	e address		
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD IN MAILING DATE OF THIS COMMUNION of time may be available under the provision SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (1) period for reply is specified above, the maximum is reto reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.136(a) munication. 30) days, a reply with statutory period will ap y will, by statute, cau	. In no event, however, may nin the statutory minimum of to pply and will expire SIX (6) Minimum of the pply and will expire SIX (6) Minimum of the properties of the properti	a reply be timely filed hirty (30) days will be considered ONTHS from the mailing date of ABANDONED (35 U.S.C. § 133	this communication.		
Status							
1)⊠	Responsive to communication(s) fil	ed on 10 Octol	ber 2003				
· —			ion is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
5)□ 6)⊠ 7)⊠	Claim(s) 1-33 is/are pending in the 4a) Of the above claim(s) 17-23 and Claim(s) is/are allowed. Claim(s) 1-11,13-16,24-26,28 and 2 Claim(s) 12 and 27 is/are objected Claim(s) are subject to restri	<u>1 30-33</u> is/are w 2 <u>9</u> is/are rejecto to.	ed.	deration.			
Applicati	ion Papers						
9)	The specification is objected to by the	ne Examiner.					
10)⊠	The drawing(s) filed on 10 October 2			•			
	Applicant may not request that any object		• • •	,	•		
11)	Replacement drawing sheet(s) including The oath or declaration is objected to						
Priority ι	ınder 35 U.S.C. § 119						
12)	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internation	documents hat documents had of the priority on all Bureau (P	ive been received. ive been received in documents have bee CT Rule 17.2(a)).	Application No			
Attachmen [,]	tie)						
_	e of References Cited (PTO-892)		4) 🗍 Interview	Summary (PTO-413)			
2) ☐ Notic 3) ⊠ Inforr	e of Draftsperson's Patent Drawing Review (In mation Disclosure Statement(s) (PTO-1449 or No(s)/Mail Date 6/05.		Paper No	o(s)/Mail Date Informal Patent Application	(PTO-152)		

Application/Control Number: 10/683,944

Art Unit: 2819

DETAILED ACTION

Receipt is acknowledged of the Amendment filed June 24, 2005.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-11, 13-16, 24-26 and 28-29 are rejected under 35 U.S.C. 102(b) as being anticipated by Langhammer et al. (US PAT No. 6,538,470).

Regarding claim 1, Fig. 9 of Langhammer et al. teaches an integrated circuit (IC), including circuitry arranged in an array having a plurality of rows and a plurality of columns (Fig. 9 shows columns and rows), where each row of the plurality of rows begins at a first side of the IC and ends at a second side of the IC (from left to right of 108), and each column of the plurality of columns begins at a third side of the IC and ends at a fourth side of the IC (top to bottom of 108), the IC comprising: a column of the plurality of columns comprising a plurality of circuit elements of a circuit type substantially occupying the column (Fig. 9 shows columns filled with LAB, I/O INPUT REG...); and a row of the plurality of rows positioned at the third side of the IC, where a number of circuit elements of, an input and output circuit type in the row is less than a number of remaining circuit elements of other circuit types in the row (each row has two I/O blocks, 128 which is less than remaining types), where there does not exist a perimeter input/output ring (Fig. 9 has no I/O ring).

Regarding claim 2, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 1 where the circuit type is selected from a group (group consisting of LAB, I/O, REG, MULTIP, ADD/SUB) consisting of a Configurable Logic Block type, a Multi-Giga Bit Transceiver type, a Block Random Access Memory type, a Digital Signal Processor circuit type, a multiplier circuit type, an arithmetic circuit type (ADD/SUB), an Input/output Interconnect circuit type, an Input/output Block type, and an application specific circuit type.

Regarding claim 3, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 1 where the input and output circuit type is an Input/output Block (IOB) type (I/O).

Regarding claim 4, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 1 where the input and output circuit type includes an Input/output Block type and a Multi-Giga Bit Transceiver type (128 provides interface for digital signal processing block with more than one bit data, i.e. multi-giga bits, e.g. 18 bits of data and 2 bits of control information; col. 15, lines 45-62).

Regarding claim 5, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 1 further comprising a center column comprising configuration logic (PIPELLINE w/BYPASS, 138, is a logic circuit configured to selectively bypass the registering of the digital processing signals; col. 18, lines 40-60).

Regarding claim 6, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 3 where the center column is positioned on or near the center of axis of the IC (138 is on center).

Page 4

Regarding claim 7, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 4 further comprising a clock column adjacent to the center column (Fig. 10 shows column 110, which provides two sets of clock and clear signals, 158).

Regarding claim 8, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 1 where the column of the plurality of columns further comprises a spacer tile (Fig. 10 shows a space between each column) and a clock tile (tile 110 having a clock signals).

Regarding claim 9, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 1 further comprising an embedded processor (110 is a digital signal processor).

Regarding claim 10, Fig. 9 of Langhammer et al. teaches an integrated circuit, comprising circuitry having programmable functions (LABs) and programmable interconnects (interconnect structure shown in Figs. 3 and 4), the IC further comprising: a plurality of homogeneous columns (LAB columns, I/O columns, input reg columns...) and wherein each of the homogeneous columns starts at one side of the IC and ends at an opposite side of the IC (starts at the top and end at the bottom of the floor plan), and

wherein a first column of the plurality of homogeneous columns comprises a first set of substantially identical circuit elements of a first circuit type (LABs) substantially filling the first column, and where when the circuit elements of the first set comprise logic blocks (LABs are logic blocks), there is no input/output block between the end of the first column and the side of the IC (no input/output blocks between the top of 108 and the side of Fig. 9).

Page 5

Regarding claim 11, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 10: wherein a second column of the plurality of homogeneous columns comprises a second set of substantially identical circuit elements of a second circuit type (I/O) substantially filling the second column, and wherein a third column of the plurality of homogeneous columns comprises a third set of substantially identical circuit (INPUT REG) elements of a third circuit type substantially filling the third column.

Regarding claim 13, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 10 where the first circuit type is selected (LAB is selected for the first column from a group consisting of LAB, I/O, REG, MULTIP, ADD/SUB) from a group consisting of a Configurable Logic Block, a Multi-Giga Bit Transceiver (MGT) type, a Block Random Access Memory, a fixed logic type, an Input/Output Interconnect, and an Input/Output Block type.

Regarding claim 14, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 13 where the fixed logic type comprises a Digital Signal Processor (110 is a digital signal processor having MULTIP, ADD/SUB, OUTPUT SEL/REG, PIPELINE w/ BYPASS), a multiplier circuit type, an arithmetic circuit type, an application specific circuit type.

Page 6

Regarding claim 15, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 10 where the integrated circuit further comprises a field programmable gate array (FPGA is a programmable logic device).

Regarding claim 16, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 10 where integrated circuit further comprises a programmable logic device (see ABSTRACT).

Regarding claim 24, Fig. 9 of Langhammer et al. teaches an integrated circuit comprising: a plurality of columns (see Fig. 9) and wherein each of the columns starts at one side of the IC and ends at an opposite side of the IC (top side to bottom side of Fig. 9), wherein a first column of the plurality of columns comprises a first set of substantially identical circuit elements of a first circuit type (LAB filled in the first column) substantially filling the first column, where when the first circuit type comprises logic blocks (LABs), the first column does not have an input/output block at an end of the first column (the first column has only LAB and no input/output block) wherein a second column of the

plurality of columns comprises a second set of substantially identical circuit elements of a second circuit type (I/O filled in the second column) substantially filling the second column.

Regarding claim 25, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 24 further comprising circuitry having programmable functions and programmable interconnects (LABs are programmable and the interconnection shown in Figs. 3 and 4).

Regarding claim 26, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 25 where the first, second, and third circuit types have a circuit type selected (the selected first, second and third types are LAB, I/O, and INPUT REG respectively) from a group (group consisting of LAB, I/O, REG, MULTIP, ADD/SUB) consisting of a Configurable Logic Block (LAB) type, a Multi-Giga Bit Transceiver type, a Block Random Access Memory type, a Digital Signal Processor, an arithmetic circuit type, an Input/output Interconnect circuit type, an Input/output Block type, and an application specific circuit type.

Regarding claim 28, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 24 where the substantially identical circuit elements are substantially identical tiles (LABs are substantially identical tiles).

Regarding claim 29, Fig. 9 of Langhammer et al. teaches the integrated circuit of claim 28 wherein each tile comprises a functional element coupled to a switch matrix (Fig. 3 and 4 shows interconnect matrix).

Allowable Subject Matter

Claims 12 and 27 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The statement of reasons for the indication of allowable subject has been described in the previous Office action.

Response to Arguments

Applicant's arguments filed June 24, 2005 have been fully considered but they are not persuasive.

Regarding claim 1, the applicant argues that Landhammer discloses an input/output perimeter ring as shown in Fig. 1 where "Fig. 9 is a blow-up of area 110" which is a part of Fig. 1. The examiner note that Fig. 9 is an exemplary embodiment of digital signal processing block 110 (col. 18, lines 10-12). However, the examiner notes that Fig. 9 of Landhammer discloses a circuit with no perimeter input/output ring, which is an exemplary. Regarding claim 10, the applicant argues that Langhammer has an I/O interface 120 between the end of the logic array blocks 108 and the side of IC in Fig. 5. The examiner notes that Fig. 9 of Langhammer has no I/O interface between the LAB 108 and the side of Fig. 9. Regarding claim 24, applicant argues that Fig. 5 of Langhammer has I/O interface 120 at the end of the logic array blocks 108. The

examiner notes that Fig. 9 of Langhammer has no I/O interface in the first column rather has only LABs. The examiner notes that claims should be given their broadest reasonable interpretation. It has been held that the use of the term "comprising" leaves a claim open for inclusion of materials or steps other than those recited in the claims. Ex parte Davis, 80 USPQ 448 (PTO Bd. App. 1948). Use of the term "comprising" does not exclude the presence of other elements. In re Hunter, 288 F.2d930, 129 USPQ 225 (CCPA 1961).

Page 9

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James Cho whose telephone number is 571-272-1802. The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

James H. Cho Primary Examiner Art Unit 2819